

UNITED STATES DEPAR IMENT OF COMMERCE Patent and Trademark Office address: ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 70231...

U.S. APPLICATION NO.	RST NAMED APPLICANT ATTY. DOCKET NO.	
09/581402 FUJISAW/	T 2000 0562A INTERNATIONAL APPLICATION NO.	
WENDORTH LIND & PONACK 2033 K STREET NW	PCT/JP98/05620	
SUITE 800	I.A. FILING DATE PRIORITY DATE	
WASHINGTON, DC 20006	11 DEC 98 12 DEC 97	
,		
NOTIFICATION OF ACCEPTANCE OF AI AND 37 CFR 1.494	PPLICATION UNDER 35 U.S.C. 371 OR 1.495	
1. The applicant is hereby advised that the United States Pater Designated Office (37 CFR 1.494), an Elected Office (37 identified international application has met the requirements of patentability examination in the United States Patent and Trace	CFR 1.495), has determined that the above of 35 U.S.C. 371, and is ACCEPTED for national	
2. The United States Application Number assigned to the ap	plication is shown above and the relevant dates are:	
June 12, 2000 June 1	2, 2000	
35 U.S.C. 102(e) DATE DATE OF R	ECEIPT OF 1 REQUIREMENTS	
A Filing Receipt (PTO-103X) will be issued for the present a APPEARING ON THE FILING RECEIPT AS THE "FILLAST OF THE 35 U.S.C. 371(C) REQUIREMENTS HAS DATE IS SHOWN ABOVE. The filing date of the above id of the international application (Article 11(3) and 35 U.S.C. send all correspondence to the Group Art Unit designated the	ING DATE" IS THE DATE ON WHICH THE BEEN RECEIVED IN THE OFFICE. THIS entified application is the international filing date 363). Once the Filing Receipt has been received, reon.	
3. A request for immediate examination under 35 U.S.C the application will be examined in turn.	. 371(f) was received on and	
4. The following items have been received: *** U.S. Basic National Fee. *** Copy of the international application in: *** a non-English language. English. *** Translation of the international application into English Oath or Declaration of inventors(s) for DO/EO/US. Copy of Article 19 amendments. The Article 19 amendments have have have	rticle 19 amendments into English. ve not been entered.	
The International Preliminary Examination Report in Copy of the Annexes to the International Preliminary		
Translation of Annexes to the IPER into		
The Annexes have have not been en	tered.	
Preliminary amendment(s) filed	and	
Information Disclosure Statement(s) filedJune 12	, 2000 and	
Assignment document.		
Power of Attorney and/or Change of Address.		
Substitute specification filed	· · · · · · · · · · · · · · · · · · ·	
Verified Statement Claiming Small Entity Status.	•	
Priority Document. Copy of the International Search Report and copi	Calarage sited therein	
Other: FCI/18/306	es or the references cited dictem.	
Applicant is reminded that any communication to the United to the address given in the heading and include the U.S. appli	States Patent and Trademark Office must be mailed ication no. shown above. (37 CFR 1.5)	
to the secretary River in the notemb min manage and and	•	
	Barbara A. Campbell	

	Application No.	Applicant(s)	
	10/812,378	WU ET AL.	
Office Action Summary	Examiner	Art Unit	
	Scott Bauer	2836	
The MAILING DATE of this communicate Period for Reply	tion appears on the cover sheet	with the correspondence address	
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAIL - Extensions of time may be available under the provisions of 3 after SIX (6) MONTHS from the mailing date of this communic - If NO period for reply is specified above, the maximum statuto - Failure to reply within the set or extended period for reply will, Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	LING DATE OF THIS COMMUN 7 CFR 1.136(a). In no event, however, may a lation. In period will apply and will expire SIX (6) MO by statute, cause the application to become	IICATION. a repty be timely filed ONTHS from the mailing date of this communic ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed of 2a) This action is FINAL. 2b) 3) Since this application is in condition for closed in accordance with the practice. Disposition of Claims 4) Claim(s) 1-19 is/are pending in the app 4a) Of the above claim(s) is/are versions.		•	s is
5) ☐ Claim(s) is/are allowed. 6) ☑ Claim(s) <u>1-19</u> is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction. Application Papers	n and/or election requirement.		
9) The specification is objected to by the E 10) The drawing(s) filed on 29 March 2004 Applicant may not request that any objection Replacement drawing sheet(s) including the 11) The oath or declaration is objected to by Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for a) All b) Some * c) None of: 1. Certified copies of the priority do 2. Certified copies of the priority do 3. Copies of the certified copies of the specified application from the International * See the attached detailed Office action for the specified copies of the certified copies of the specified copies of the specified copies of the specified copies of the certified copies of the specified copies	is/are: a) accepted or b) on to the drawing(s) be held in abey a correction is required if the drawing the Examiner. Note the attach foreign priority under 35 U.S.C. cuments have been received in the priority documents have been th	ance. See 37 CFR 1.85(a). ag(s) is objected to. See 37 CFR 1.12 ed Office Action or form PTO-152 § 119(a)-(d) or (f). Application No an received in this National Stage	2.
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO 3) Information Disclosure Statement(s) (PTO-1449 or PT Paper No(s)/Mail Date	-948) Paper N	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application (PTO-152) 	

Art Unit: 2836

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-4, 6-11, 13, 14, 16 & 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ker et al. (US 6,521,952) in view of Lee et al. (US 6,066,879).
- 3. With regard to Claims 1-3, Ker et al., in Fig. 11a, teaches an input and output (I/O) circuit comprising: an output buffer (702) having an NMOS transistor coupled to a PMOS transistor; an ESD protection circuit (714) having a parasitic silicon controlled rectifier (SCR) integrated therein, and coupled to the output buffer; and a diode string (716) having a predetermined number of diodes coupled between a cathode of the SCR and ground, wherein a voltage drop across the diode string increases the SCR holding voltage (column 13 lines 41-46), thereby setting an ESD protection holding voltage for the ESD protection circuit and that the number of diodes in the diode string is determined by a positive supply voltage and the SCR holding voltage (column 13 lines 41-44).

Art Unit: 2836

Ker et al. does not teach that the diode string is coupled between a source node of the NMOS transistor and ground or that the NMOS transistor is realized by using two asymmetric NMOS transistors.

Lee et al., in Figures 3 & 4, teaches a combined NMOS and SCR ESD protection device wherein two DENMOS transistors (Q5 & Q6), which are asymmetric NMOS transistors, are used to realize an NMOS transistor and that an SCR is formed between the two DENMOS transistors (column 2 lines 57-67).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Ker et al. with Lee et al., by replacing the discrete SCR and NMOS transistor taught by Ker et al., with the combined NMOS and SCR ESD protection device taught by Lee et al., for the purpose of reducing the footprint of the ESD device and to reduce the snap-back voltage of the device (column 3 lines 33 & 34). In the circuit taught by Ker et al. in view of Lee et al., the asymmetric NMOS transistors are in parallel with the SCR as see in Lee et al. Figure 4. The diode chain is coupled between the common node shared by the sources of the NMOS transistors and the cathode of the SCR and ground.

4. With regard to Claim 8, Ker et al. in view of Lee et al. discloses an input and output (I/O) circuit comprising: an output buffer having an NMOS transistor coupled to a PMOS transistor; an ESD protection circuit having a parasitic silicon controlled rectifier (SCR) integrated therein and coupled to the output buffer; and a diode string having four, or fewer diodes, coupled between a source node of the NMOS transistor and

Application/Control Number: 10/812,378 Page 4

Art Unit: 2836

ground, wherein a voltage drop across the diode string increases the SCR holding voltage, thereby setting an ESD protection holding voltage for the ESD protection circuit.

- 5. With regard to Claim 13, Ker et al. in view of Lee et al. discloses a layout for an output buffer having an NMOS transistor comprising: a N well region (Lee et al. Fig. 3 30) having a P+ region contained therein (36); and two asymmetrical NMOS transistors (Q5 & Q6) formed on two sides of the P+ region; wherein a portion of the P+ region in the N well region provides at least one resistor (R1) for a parasitic silicon controlled rectifier (SCR), and wherein a diode string (Ker et al., 716) having a predetermined number of diodes is coupled between a source node of the NMOS transistors and ground.
- 6. With regard to Claims 4 & 11 Ker et al. in view of Lee et al. discloses the circuit of Claim 1. Lee et al. further discloses that the NMOS transistor is realized by using a transistor layout for enhancing a turn-on speed of the ESD protection circuit. In paragraph 0018 of the specification, Applicant discloses that two parallel asymmetric NMOS transistors may be utilized to form the NMOS transistor in order to decrease the inherent capacitance, thereby increasing the circuit switching speed. Lee et al., in figure 4, teaches the use of two asymmetric transistors to form a transistor, which is a layout for enhancing a turn-on speed of the ESD protection circuit.

7. With regard to Claims 6, 7, 16 & 17, Ker et al. in view of Lee et al. discloses the circuit of Claim 1. Ker et al. further discloses that the diode string has two or fewer diodes. Ker et al. discloses that the diode chain comprises (D₁ to D_n) diodes (column 13 line 44), which can be two or less.

Page 5

Further, Ker et al. in view of Lee et al. discloses the claimed invention except that the diode chain sets a positive supply voltage of about 2.5 V or less. It would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the holding voltage of the SCR for different input voltages, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

- 8. With regard to Claims 9 & 14, Ker et al. in view of Lee et al. discloses the circuit of Claim 8 & 13. Ker et al. further discloses that the number of diodes in the diode string is determined by a positive supply voltage and the SCR holding voltage (column 13 lines 41-44).
- 9. With regard to Claim 10, Ker et al. in view of Lee et al. discloses the circuit of Claim 8. Lee et al. further discloses that the NMOS transistor is realized by using two asymmetric transistors (column 2 lines 57-67).

Art Unit: 2836

- 10. Claims 5, 12, 15, 18 & 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ker et al. (US 6,521,952) in view of Lee et al. (US 6,066,879) and further in view of Ker et al. (US 5,473,169).
- 11. With regard to Claims 5, 12 & 15, Ker et al. (US 6,521,952) in view of Lee et al. discloses the circuit of Claim 1.

Ker et al. (US 6,521,952) in view of Lee et al. does not teach that the SCR has an increased beta-gain product of two transistors therein.

Ker et al. (US 5,473,169), teaches an ESD protection circuit wherein the spacing between wells that form the SCR should be optimized by shorter spacing to increase there beta gains (column 5 lines 36-49).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Ker et al. (US 6,521,952) in view of Lee et al. with Ker et al. (US 5,473,169), by increasing the beta gains of the BJT's that make up the SCR taught by Ker et al. (US 6,521,952) in view of Lee et al., for the purpose of improving the latching performance of the SCR (Ker et al. (US 5,473,169) column 5 lines 38-39).

12. With regard to Claim 18, Ker et al. (US 6,521,952) in view of Lee et al. (US 6,066,879) teaches the circuit of Claim 13.

Ker et al. (US 6,521,952) in view of Lee et al. (US 6,066,879) does not teach that the circuit further comprises one or more guard rings to collect minority carriers.

Art Unit: 2836

Ker et al. (US 5,473,169), teaches the use of a guard ring around an ESD protection circuit (column 28–32).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Ker et al. (US 6,521,952) in view of Lee et al. (US 6,066,879) with Ker et al. (US 5,473,169), by surround the circuit of Claim 13 with a guard ring, for the purpose of preventing latch-up (Ker et al. (US 5,473,169), column 3 lines 28-32).

13. With regard to Claim 19, Ker et al. (US 6,521,952) in view of Lee et al. (US 6,066,879) teaches the layout of Claim 13.

Ker et al. (US 6,521,952) in view of Lee et al. does not teach that a center portion of the P+ region is connected to an input/output pad..

Ker et al. (US 5,473,169), in Figure 1, teaches an SCR circuit (20) wherein its anode is connected to an I/O pad.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Ker et al. (US 6,521,952) in view of Lee et al. with Ker et al. (US 5,473,169), by connecting the anode (36) of the SCR taught by Ker et al. (US 6,521,952) in view of Lee et al. to an I/O pad, for the purpose of providing ESD protection to an I/O pad.

Application/Control Number: 10/812,378 Page 8

Art Unit: 2836

Conclusion

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Scott Bauer whose telephone number is 571-272-5986. The examiner can normally be reached on M-F 8am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on 571-272-2058. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAB 02/09/2006

Am_

PHUONGT.VU PRIMARY EXAMINER